Free Hardware Design

Muhammadreza Haghiri

Who am I?

- Muhammadreza Haghiri
- Web : haghiri75.com (Persian) haghiri75.com/en (English)
- Telegram : t.me/hwtroll
- Also, you can find me on twitter and instagram : prpe26

Outline

- Why Free Designs?
- Examples
- Logical Design
- Digital Electronics
- HDL?
- Challenges
- Q & A

Why Free Designs?

- More eyes see what we've done
- People will trust us easier
- Our ideas grow faster
- No possible backdoors

Examples

- MIPS Processor
- ARM Processor
- Arduino
- Raspberry Pi
- And millions of other devices!

- It contains developing idea of a special purpose hardware,
- Construction of Logical functions and applications
- Simplifying functions

 As an example, consider a simple "one bit comparator"

Α	В	A < B	A = B	A > B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

• The functions are these :

A = B : ~A ~B + AB A < B : ~A B A > B : A ~B

• We can't simplify this, but of course we can simplify other devices. Let's see.

 Now, imagine a circuit with three inputs. We want our circtuit to be 1 on 2,3,4,7 conditions.

А	В	С	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

• When we want to write functions, it seems to be:

 $\sim A B \sim C + \sim A B C + A \sim B \sim C + A B C$

 But, when we map it using Karnaugh map, it will become :

 $A \sim B \sim C + BC + \sim AB$



Digital Electronics

- Now, after we designed our logical circuit, we need to implement it using transistors. It's called "Digital Electronics".
- For this presentation, we use CMOS, or complementary metal oxide semiconductor.

Digital Electronics

- We needed simplifying, because ...
- The digital circuit should be implemented with the minimum number of transistors
- Also, we need design inverters (We don't draw them in the digital schematics!)

Digital Electronics





- Stands for "Hardware Description Language"
- It's used to program CPLD's (Complex Programmable Logic Device) and FPGA's (Field Programmable Gate Array)
- Cheaper than the digital electronics!

- There are 10 most popular variations of HDL, VHDL and Verilog HDL.
- VHDL is similar to Ada (and 8086 assembly)
- Verilog is similar to our beloved C.

 Do you remember our circuit? In next slide we'll see two implementation of that circuit, in both VHDL and Verilog!

=> 0)

=> s_LOGISIM_NET_7,

=> s LOGISIM NET 6,

=> s LOGISIM NET 8,

=> s_LOGISIM_NET_4,

• VHDL

GATE 1 : OR GATE 3 INPUTS GENERIC MAP (BubblesMask PORT MAP (Input_1 Input 2 Input 3 Result

GATE 2 : AND GATE GENERIC MAP (BubblesMask PORT MAP (Input 1 Input 2 Result

GATE 3 : NOT GATE PORT MAP (Input 1 Result

GATE 4 : AND GATE GENERIC MAP (BubblesMask PORT MAP (Input 1 Input 2 Result

GATE 5 : NOT GATE PORT MAP (Input 1 Result

GATE_6 : NOT_GATE PORT MAP (Input_1 Result

GATE_7 : AND_GATE_3_INPUTS GENERIC MAP (BubblesMask PORT MAP (Input_1 Input_2

Verilog

<pre>=> s_LOGISIM_NET_9);</pre>	/**************************************	*****	*****	
	<pre>** Here all input connections a</pre>	are defined	**	
<pre>=> 0) => s_LOGISIM_NET_0, => s_LOGISIM_NET_1, => s_LOGISIM_NET_6);</pre>	assign s_LOGISIM_NET_1 assign s_LOGISIM_NET_2 assign s_LOGISIM_NET_0	= C; = A; = B;	************	
	<pre>/** Here all output connections are defined</pre>			
<pre>=> s_LOGISIM_NET_0, => s_LOGISIM_NET_4);</pre>	**************************************	<pre>:************************************</pre>	**********/	
	/**************************************	*****	*****	
<pre>=> 0) => s_LOGISIM_NET_5, => s_LOGISIM_NET_0, => s_LOGISIM_NET_8);</pre>	<pre>** Here all normal components a ************************************</pre>	<pre>are defined t************************************</pre>	** **********/	
<pre>=> s_LOGISIM_NET_2, => s_LOGISIM_NET_5);</pre>	AND_GATE #(.BubblesMask(0)) GATE_2 (.Input_1(s_LOGISIM_NE .Input_2(s_LOGISIM_NE .Result(s_LOGISIM_NET	ET_0), ET_1), F_6));		
<pre>=> s_LOGISIM_NET_1, => s_LOGISIM_NET_3);</pre>	NOT_GATE GATE_3 (.Input_1(s .Result(s_	<pre>s_LOGISIM_NET_0), LOGISIM_NET_4));</pre>		
=> 0) => s_LOGISIM_NET_2, => s_LOGISIM_NET_4.	AND_GATE #(.BubblesMask(0)) GATE_4 (.Input_1(s_LOGISIM_NE .Input_2(s_LOGISIM_NE	ET_5), ET_0),		



Challenges

- In logical design, make sure your design produces expected results.
- In digital designs, you need to test your designs for delay, area, power and corners. This is important!
- Also, the final product shall be tested before release and marketing!

Challenges

 Important challenge is that you may need to redesign some parts even after the final production and fabrication. To prevent this, double check and triple check your logical and digital designs!



